
USB-3102 User's Guide Specifications
23
Synchronous DAC Load
Table 8. SYNCLD I/O specifications
SYNCLD (terminal block pin 49)
Internal 100K ohms pull-down
Software selectable direction
Outputs internal D/A LOAD signal.
Receives D/A LOAD signal from external source.
4.0 V min, 5.5 V absolute max
1.0 V max, –0.5 V absolute min
Output high voltage (Note 9)
Output low voltage (Note 10)
Note 9: SYNCLD is a Schmitt trigger input and is over-current protected with a 200 Ohm series resistor.
Note 10: When SYNCLD is in input mode, the analog outputs may either be updated immediately or when
a positive edge is seen on the SYNCLD pin (this is under software control.) However, the pin
must be at a low logic level in order for the DAC outputs to be updated immediately. If an
external source is pulling the pin high, no update will occur.
Counter
Table 9. CTR I/O specifications
TTL, rising edge triggered
Counter read/writes rates
(software paced)
System dependent, 33 to 1000 reads per second.
System dependent, 33 to 1000 reads per second.
Schmidt trigger hysteresis
4.0 V min, 5.5 V absolute max
1.0 V max, –0.5 V absolute min
Memory
Table 10. Memory specifications
Commenti su questo manuale